Kaleeswari B, Kaja Mohideen S. Design, Implementation and Analysis of 8T SRAM Cell in Memory Array. IJET [Internet]. 2018 Aug. 4 [cited 2025 Aug. 17];7(3.1):101-5. Available from: https://mail.sciencepubco.com/index.php/IJET/article/view/16808