Imocha Singh N, V. Joshi P. A Brief Review for Semiconductor Memory Testing Based on BIST Techniques. IJET [Internet]. 2018 Aug. 4 [cited 2025 May 12];7(3.1):98-100. Available from: https://mail.sciencepubco.com/index.php/IJET/article/view/16807