Chand Naguboina, Gopi, K. Anusudha, and T. Sravya. “Realization and Synthesis of 4 - Bit Universal Shift Register Using Logical Reversible Computation in Xilinx”. International Journal of Engineering and Technology 7, no. 3.29 (November 26, 2018): 769–774. Accessed May 25, 2025. https://mail.sciencepubco.com/index.php/IJET/article/view/21656.