S, Rishabh, Harshitha K.M, Prajwal R Kashyap, Chaitanya C V S, and Sundaresan C. “BCD Divider Architecture For High Speed VLSI Application Using Vedic Mathematics”. International Journal of Engineering and Technology 7, no. 3.29 (November 26, 2018): 741–743. Accessed August 17, 2025. https://mail.sciencepubco.com/index.php/IJET/article/view/21650.