Sasipriya, P, and V S Kanchana Bhaaskaran. “Low Power Combinational and Sequential Logic Circuits Using Clocked Differential Cascode Adiabatic Logic (CDCAL)”. International Journal of Engineering and Technology 7, no. 3 (July 19, 2018): 1548–1551. Accessed May 17, 2025. https://mail.sciencepubco.com/index.php/IJET/article/view/14632.