Imocha Singh, Nongthombam, and Prashant V. Joshi. “A Brief Review for Semiconductor Memory Testing Based on BIST Techniques”. International Journal of Engineering and Technology 7, no. 3.1 (August 4, 2018): 98–100. Accessed August 17, 2025. https://mail.sciencepubco.com/index.php/IJET/article/view/16807.