Noorbasha, Fazal, K Hari Kishore, P Phani Sarad, A Renuka, SK Meera Mohiddin, K Jagadeesh Babu, B V S. Phanindra, and M Manasa. “A VLSI Implementation of Train Collision Avoidance System Using Verilog HDL”. International Journal of Engineering and Technology 7, no. 2.8 (March 19, 2018): 386–391. Accessed August 17, 2025. https://mail.sciencepubco.com/index.php/IJET/article/view/10468.