Saravanakumar, U., P Suresh, and S.P Vimal. “Low-Power, Low-Latency Transceiver Design Using D-TGMS Flip-Flop for on-Chip Interconnects”. International Journal of Engineering and Technology 7, no. 1 (January 29, 2018): 106–109. Accessed August 17, 2025. https://mail.sciencepubco.com/index.php/IJET/article/view/8730.