Chand Naguboina, G., Anusudha, K. and Sravya, T. (2018) “Realization and Synthesis of 4 - bit Universal Shift Register using Logical Reversible Computation in Xilinx”, International Journal of Engineering and Technology, 7(3.29), pp. 769–774. doi:10.14419/ijet.v7i4.29.21656.