Kamar, S. (2017) “FPGA implementation of RS codec with interleaver in DVB-T using VHDL”, International Journal of Engineering and Technology, 6(4), pp. 171–180. doi:10.14419/ijet.v6i4.8205.