Ragavendran, U, M Ramachandran, and . 2018. “Low Power and Low Area Junction-Less Tunnel FET Design”. International Journal of Engineering and Technology 7 (3.1): 155-57. https://doi.org/10.14419/ijet.v7i3.1.17076.