Kathirvelu, M. and Bindu, H. 2018. Design and Implementation of Low Power, Area Efficient Full Adder for High Performance Digital Circuit Applications. International Journal of Engineering and Technology. 7, 3.20 (Sep. 2018), 584–587. DOI:https://doi.org/10.14419/ijet.v7i3.20.22946.