Conception of a new LDPC decoder with hardware implementation on FPGA card

Authors

  • Anas El habti El idrissi

    Faculty of Sciences, University Ibn Tofail, Kenitra, Morocco.

  • Rachid El Gouri

    National School of Applied Sciences, University Ibn Tofail Kenitra, Morocco

  • Hlou Laamari

How to Cite

El habti El idrissi, A., El Gouri, R., & Laamari, H. (2014). Conception of a new LDPC decoder with hardware implementation on FPGA card. International Journal of Engineering and Technology, 3(4), 451-456. https://doi.org/10.14419/ijet.v3i4.3185

Received date: July 15, 2014

Accepted date: August 10, 2014

Published date: September 18, 2014

DOI:

https://doi.org/10.14419/ijet.v3i4.3185

Abstract

Low Density Parity-Check codes are one of the hottest topics in coding theory nowadays. Equipped with very fast encoding and decoding algorithms, LDPC codes are very attractive both theoretically and practically. In this paper, A simplified algorithm for decoding Low-Density Parity-Check (LDPC) codes is proposed with a view to reduce the implementation complexity, this algorithm is based on a simple matrix equation which must be resolved in order to calculate all possible solutions of this equation, and then a simple circuit will be used to determine the errors produced during the transmission channel. First, we developed the design of the proposed algorithm second, we generated and simulated the hardware description language source code using Quartus software tools and finally we implemented the new algorithm of  LDPC codes on FPGA card.

Keywords: Bit-Flipping Algorithm, Error Detection, FPGA Card, LDPC Decoder, Matrix Equation.

References

  1. D. Han, H. Chen and L. Xi, “PMD mitigation through interleaving LDPC codes with polarization scramblers”, Optics & Laser Technology, Vol.50, (2013), pp: 141-144, http://dx.doi.org/10.1016/j.optlastec.2013.02.010.
  2. B. Shin, H. Park, S. Hong, J. Seon and SH. Kim “Quasi-cyclic LDPC codes using overlapping matrices and their layered decoders”, International Journal of Electronics and Communications VOL.68(5), (2014),pp: 379–383, http://dx.doi.org/10.1016/j.aeue.2013.10.004.
  3. AH. El-Maleh, MA. Landolsi and EA. Alghoneim, “Window-constrained interconnect-efficient progressive edge growth LDPC codes”, international journal of electronics and communications VOL. 67, (2013), pp: 588-594.
  4. W. Zhenbang, W. Zhenyon, G. Xuemai and G. Qing, “Cross-layer design of LT codes and LDPC codes for satellite multimedia broadcast / multicast services”, china journal of aeronautics (2013),pp: 1–7.
  5. Y. Jianguo, X. Liang, J. Yuexing, T. Qingzhen and W. Yong, “A novel construction algorithm of the LDPC code for high-speed long-haul optical transmission systems”, Optik VOL.124,(2013),pp:3181-3186, http://dx.doi.org/10.1016/j.ijleo.2012.09.047.
  6. NP. Bhavsar, B. Vala , “Design of Hard and Soft Decision Decoding Algorithms of LDPC”, International Journal of Computer Applications VOL. 90(4),(2014),pp:10–15, http://dx.doi.org/10.5120/15803-4653.
  7. H. Ge, Investigation of LDPC code in DVB-S2, Institutionen för systemteknik Department of Electrical Engineering, 2012, pp: 9-12.
  8. V.A. Chandrasetty, and S. M. Aziz, “FPGA Implementation of a LDPC Decoder using a Reduced Complexity Message Passing Algorithm,” Journal of Networks University of South Australia VOL. 6, NO. 1, (2011) pp: 36–45.
  9. CC. Wong, Low Density Parity-Check Codes, National Chiao-Tung University, 2012, pp: 3-4.
  10. T. Tuan, Tutorial on Low Density Parity-Check Codes, university of Texas at Austin, pp: 1-9.

Downloads

How to Cite

El habti El idrissi, A., El Gouri, R., & Laamari, H. (2014). Conception of a new LDPC decoder with hardware implementation on FPGA card. International Journal of Engineering and Technology, 3(4), 451-456. https://doi.org/10.14419/ijet.v3i4.3185

Received date: July 15, 2014

Accepted date: August 10, 2014

Published date: September 18, 2014