Performance of rc low encoding techniques for reducing coupling transitions
DOI:
https://doi.org/10.14419/ijet.v7i4.20.22118Keywords:
Toggle, Power, Activities, Coupling, Consumption, Delay .Abstract
RC Network has delay propagation by wire and dynamic power dissipation. Basically it can perform two encoding techniques. They are Firstly it will reduce more dynamic power dissipation and delay propagation of wire simultaneously. Its simulation results of coupling activity and switching activity is more when the input is in Toggle state on 8-bit and for 32-bit data buses It increases. To reduce dynamic power is bus and total propagation delay the encoding techniques is Introduced which reduces coupling Coupling transitions, Dynamic power. Secondly it will also reduce more total power consumption when Width of Bus and Length of Bits Increases Its coupling activity is Reduced Gradually when the Data moves for one state to another State and switching activity is Reduced
Â
Â
References
[1] Ojashri ,A Sharma ,A.sainiA “Quadri coding Technique to reduce self transition in VLSI interconnects “IEEE 2016.
[2] Mohammed Alamgir, Iftekhar Ibne Basith, Tareq Supon and Rashid
Rashidzadeh “Improved Bus shift coding for Low power I/o†.IEEE
2015.
[3] S.saini,srinivas “ A New Bus coding Technique to minimize crosstalk in VLSI†IEEE 2011
[4] Abinesh,Bhargava,suresh “ Transition inversion based low power datacoding scheme for Buffered data Transfer†IEEE 2010
[5] A.Mahajan,Srinivas “ Implementation if Low power FFT structure using a Method based on conditionally coded Blocks†IEEE 2010
H. Yang, Y. Sun, D.Radha
[6] krishnan and A.P. Preethy “A Novel Techniques for Low energy
Adaptive busâ€
[7] R. Graham, O. Patashnik, and D.E. Knuth,Concrete Mathematics (2nd edition),Addison-Wesley, 1994.
[8] K. Hirose and H. Yasuura, “A Bus Delay Reduction Technique
Considering Crosstalk,†Proceedings. Design Automation and Test in Europe Conference and Exhibition 2000, pp. 441-445, 2000.
[9] A.B. Kahng, S. Muddu, E. Sarto, and R.Sharma “Interconnect Tuning
Strategiesfor High-Performance ICs,â€Proceedings Design,Automation and Test in Europe Conference and Exhibition 1998, pp. 471-478, 1998.
[10] W.H. Kautz, “Fibonacci Codes for Synchronization Control, IEEE
ransactions on Information Theory,IT-1 pp. 284-292, 1965.
[11]D. Li, A. Pua, P. Srivastava, and U. Ko, “A Repeater Optimization
Methodology for Deep Sub-Micron, High-Performance Proces Proceedings International Conference on Computer Design VLSI in Computers and Processors, pp. 726-731, 1997.
[12] T. Sakurai, “Closed-Form Expressions for Interconnection
Delay, Coupling, and Crosstalk in V LSI’s,â€IEEE Transactions on electron Devices, vol. 40, no. 12,pp. 118-124, 1993.
[13] H.-P. Tseng, L. Scheffer, and C. Sechen, “Timing and Crosstalk
Driven Area Routing,†proceings.35thDesign Automation Con
ference, pp.378-381, 1998.
[14] B. Victor and K. Keutzer, “Bus Encoding to Prevent Crosstalk
Delay,†Proceedings. ICCAD-2001. International Conference on
Computer-Aided Design 2001, pp.57-64, 2001.
[15] Vittal and M. Marek-Sadowska, “Crosstalk Reduction for VLSI,â€
IEEE Transactions on Computer-Aided Design of Integrated
Circuits and Systems, vol. 16, no.3, pp. 290-298, 1997.
[16] T. Xue, E. Kuh, and D. Wang, “Post Global Routing Crosstalk
Synthesis,†IEEE Transactions on Computer-Aided Design,
Vol 16, no 12, pp. 1418-1430, 1997.
[17] H. Zhou and D.F. Wong, “Global Routing with Crosstalk
Constraints,†Proceedings. 35th Design Automation Conference,
- 374-377, 1998.
[18]Nima,palesiâ€Data encoding technique for reducting energy
consumption in network-on-chip “IEEE Transactions March 2014
[19]Naroska,Lai “Low power dynamic bus encoding for deep sub
micron design Ieee 2005
[20] Micro ,Burl “ Low-power encoding for global communication in
CMOS VLSI IEEE 1997
[21] Wakerly “Text book Digital Ic Applicationsâ€
Downloads
How to Cite
Received date: November 28, 2018
Accepted date: November 28, 2018
Published date: November 28, 2018